How to use the arguments of two different sequences for comparing in a third sequence using Assertions?

SystemVerilog
,
11

In reply to ben@SystemVerilog.us:

But ben, how to use non-clocked delays for checking the sequences? (Delays less than one clock cycle).