How to use ==? in system verilog

SystemVerilog
4

In reply to dave_59:

Thanks Dave. Can you name the operator ==?