How to use ==? in system verilog

SystemVerilog
2

In reply to asreeraj:

In general the wildcard comparison operator is used to make few bits in RHS as don’t-cares. The syntax you show above - is it part of casez/casex?

Regards
Srini
www.verifworks.com