How to use a nano second delay in systemverilog

You can’t have a space between the literal and the ns. It should look like:

#13043ns;