add_hdl_path(“DUT”, “RTL”) and add_hdl_path(“DUT”, “GATES”); define hdl path for RTL and GATES. These are defined in build method. How do you switch between RTL or gatelevel simulation without updating reg model? Is there API that can specify whether RTL or gatelevel netlist model is being used…

IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, November 9th at 1:00 AM US/Pacific.

KillSteal June 2, 2021, 4:23am 2

Wouldn’t tick defines suffice ?

How to switch between RTL and GATE LEVEL paths wihtout updating build block/register model?