Verification Academy
How to switch between RTL and GATE LEVEL paths wihtout updating build block/register model?
UVM
UVM
,
UVM-RAL-systemverilog-ralmodelling
KillSteal
June 2, 2021, 4:23am
2
Wouldn’t tick defines suffice ?
show post in topic