How to set a flag for one clock cycle on request

SystemVerilog
3

In reply to NaveenReddy:

I would do just

delay the request by one clock then (request) xor (delayed request)