How to set a flag for one clock cycle on request

SystemVerilog
2

In reply to NaveenReddy:

Hi,

If I understand your problem well what you need to do is:

forever begin
   @(posedge m_vif.Req);
   flag = 1;
   @(posedge m_vif.uclk);
   flag = 0;
end