How to rerun long running tests efficiently in UVM/System verilog?

[chr_sue]

In reply to Venkateshwara Rao:
Your simulator should provide this functionality.
But you should ask yourself if it is efficient to run such a test. Why not splitting this test in smaller pieces?