How to replay VCD file in questasim ? getting syntax error in VCD file as $var port width must be 1(found '32')

SystemVerilog
,
2

In reply to pranu:

You need to contact your Mentor support team for support on tool-specific issues.