How to replace module in DUT using bind

SystemVerilog
6

In reply to saurabh.sa27:

I somehow forgot the content of that link. Here is a link to Cummings paper for SVA which describes bind nicely. This paper also describes bind from a testbench perspective.