How to replace module in DUT using bind

SystemVerilog
5

In reply to sharvil111:

The link seems to be no more active, can you share the paper Title? I will try to find it somewhere else.

-Saurabh