How to prove independency between parameters using formal verification?

SystemVerilog
, ,
2

In reply to aman.kumar:

What does it mean for two parameters to be independent of one another?