How to print full VMM environment structure

SystemVerilog
,
2

In reply to skuppam83:

VMM does not have the concept of testbench structure embedded in its base class libraries. There is no way to traverse the testbench architecture from within SystemVerilog.