How to pass unknown number of parameter in the function

SystemVerilog
,
8

In reply to dave_59:

Thanks both. I see the SV is not support the feature I described and I will figure it out how to solve the requirement in my side.