How to pass delay through a variable in assertion

SystemVerilog
5

In reply to Dilip Bagadi:

Thanks Dilip, the code is working…