How to pass a hierarchical path to an interface in the top as a parameter

SystemVerilog
2

In reply to jflarin:

Please see Updated Example Code from DVCon Paper: The Missing Link: The Testbench to DUT Connection | Verification Academy