How to monitor verilog module internal signal through uvm testbench

In reply to chr_sue:

Yeah.it has defined inside the interface in the sample code mentioned in Appendix-A.
Throughout in the code it is mainly taking the use of uvm_object_registry.Is there any advantage for this over the uvm macros?

The Missing Link: The Testbench to DUT
Connection

Thanks,
Aji