How to monitor verilog module internal signal through uvm testbench

UVM
7

In reply to ajithomas003:

I guess this line makes trouble:

 typedef uvm_object_registry #(rtl_probe,{"probe_",PATH}) type_id;

I have only a pdf from DAves article and I do not see there this line of code.
My virus program is blocking the link Dave was sending.