How to monitor verilog module internal signal through uvm testbench

UVM
5

In reply to ajithomas003:

Could you please show some more details on the file rtl_probe_if.sv, especially line 9.