How to monitor verilog module internal signal through uvm testbench

[mjet08]

In reply to dave_59:

thanx, it really helped me