How to monitor verilog module internal signal through uvm testbench

[dave_59]

See my DVCon paper The Missing Link: The Testbench to DUT Connection