In reply to UVM_LOVE:
The register model contains the information how the backdoor can access the registers by using add_hdl_path_slice and add_hdl_path.
These 2 configuration methods are specifying the path to the single regs.
In your code example you do not read from the design registers because you did not sett the path correctly.