How to instantiate verilog module in uvm driver

UVM
6

In reply to nana:

The reason to make the task called by the drive is you might want to control it through a sequence in your UVM env. Maybe the new tests were all uvm based and wanted to control when the task inside of legacy module to be invoked.