How to instantiate verilog module in uvm driver

In reply to nana:

I guess the module in the interface contains tasks or functions. This is there only a definition. These methods have to be called from another place.