How to instantiate verilog module in uvm driver

Thank you for yours reply chr_sue and ting.

if we instantiate module once in interface then why we have to call again from driver.