How to handle assertion disables in gate-level simulation?

SystemVerilog
3

Does it help to use an command line option “+DISABLE_IN_GLS”. When you run simulation with this command line option, the assertion will be disabled.

disable_bit = disable_bit || $test$plusargs(“DISABLE_IN_GLS”);