Verification Academy
How to handle array of sequences using virtual sequence - require guidance
UVM
Cookbook-SequencesVirtualSequencer
,
systemverilog-uvm
,
UVM
,
SystemVerilog
chr_sue
November 11, 2021, 10:25am
2
In reply to
sk7799
:
Could you please show a code snippet demonstrating what your intention is?
show post in topic