In reply to ABD_91:
In reply to UVM_LOVE:
The error message tells me the parameterization doesn’t match between the port and implementation
How have you declared analysis_port within component_a , component_b and component_c ?
I made a link for understand my problem.