Verification Academy
How to generate unique address from master to multiple slaves
SystemVerilog
SystemVerilog
Desam
March 8, 2021, 4:56pm
4
In reply to
raj@123
:
Don’t we have address ranges(i.e sizes) for each slave?
show post in topic