In reply to ben@SystemVerilog.us:
Hi Ben,
Thank you so much for helping with this problem.
Your second way is working. The first one seems have problem, because if cntrl_enb = 1’b1, then the internal signal “top.dut1.data” still has two drive.
Thank you again.
Jun