How to drive the signals which is inside DUT

SystemVerilog
3

In reply to kernalmode1:

Could you please describe more detailed ? I am sorry I didn’t get what state do you mean ? Thank you !