How to drive the signals which is inside DUT

SystemVerilog
2

In reply to zz8318:

You should get your DUT (top) into a state where it drives the signals like you want it to.

Or, you could just use force/release statements to force the value.