How to do conditional compilation according to macro's value?

SystemVerilog
8

Hi,

I am facing similar problem. But a little difference is there. Based on macro value I have to compile different testcases
As follows

######################
ifdef VALUE equals 1 include “testcase_1.sv”
elsif VALUE equals 2 include “testcase_2.sv”
`endif

Thanks in advance