How to do conditional compilation according to macro's value?

SystemVerilog
2

In reply to kooder:

There is no equivalent text macro in SystemVerilog.

The workaround depends on what code you are intending to put in each branch.