How to do conditional compilation according to macro's value?

SystemVerilog
10

In reply to dave_59:

Hi,
Fixed it in Makefile itself.
Thanks for the reply