How to disable the assertion from class ? where the assertion is in interface

SystemVerilog
2

Hi Rakesh,

One ways is you can define the below condition in property


disable iff(dis_asrt)

and connect the dis_asrt signal to interface and from sequence you can change the dis_asrt as per requirement.

Thanks,
Vaibhav