How to disable immediate assertions inside class?

SystemVerilog
,
8

In reply to MayurKubavat:

sharvil,
Adding a switch seem to be only possible solution for this.

Agree. Also as I pointed out in my previous suggestion, it will keep things generic and simple.