Verification Academy
How to create random dynamic 2D arrays in SystemVerilog?
SystemVerilog
systemverilog-Arrays
,
SystemVerilog
Shubhabrata
December 2, 2022, 2:50pm
8
In reply to
UVM_LOVE
:
Could you explain what you mean by inside array?
show post in topic