How to connect ports(which is defined as input or output array) when instantiate

SystemVerilog
,
4

In reply to chris_le:

thanks chris_le, module A is provided by VENDOR as constituent part of VIP, so we don’t need to modify it. Dave is correct, i just finished my trying according to his suggestion.