How to combine sv assertions to submodules of DUT in UVM testbench and able to switch assertions off

UVM
, ,
2

In reply to cw948:

Use below and check:

bind dut_file assertion_file(.assertion_signal(dut_signal));

First comment the $assertoff and run above, if everything is fine then remove comment.

-Sunils