In reply to ben@SystemVerilog.us:
Hi BEN actually these two signals “a” and “b” rises simultaneouly just after the reset , but at that time (where I dont want to apply my assertion) , but for every next time when their posedge are in sync I want to apply my assertion.
Actually the first time they are in sync does not rises signal “c” So I dont need an assertion for the first sync.