How to check that a Signal was NEVER HIGH or NEVER RISE during the simulation?

[prashantk]

In reply to ben@SystemVerilog.us:

Thanks Ben for the reply.I was looking for first code snippet.(Not looking for the signal for every posedge).It should be constant throughout which the fist code snippet fulfills.