How to check that a Signal was NEVER HIGH or NEVER RISE during the simulation?

SystemVerilog
, ,
15

In reply to ben@SystemVerilog.us:

Hi ben ,

what could be the assertion …to see that a signal was high throughout the simulation and if it goes low then there should be an error.