How to check a signal is going high once using assertion

SystemVerilog
6

In reply to ben@SystemVerilog.us:

Also, this consumes too much memory. Need a better way to do this.