How to check a signal is going high once using assertion

SystemVerilog
2

In reply to ben@SystemVerilog.us:

Thanks ben for the clarificaions.