How to check a signal for 20 clock cycle within a sequence

UVM
,
2

In reply to suvendra kumar sahoo:

This is better written as a simple assertion inside your interface

assert property (( @posedge clk) a |-> !b[*20]);