Verification Academy
How to change random seed using command line parameter
SystemVerilog
SystemVerilog
dave_59
September 24, 2015, 4:46pm
9
In reply to
Jonathan_Alvarez
:
The variable name is echoed in the transcript: Sv_Seed
show post in topic