How to bypass clock change from x to 0

SystemVerilog
,
7

In reply to dave_59:
Hi dave_59,

Could you kindly explain the reason, why it can be work? I’m curious about that. Thank you so much.