How to bypass clock change from x to 0

SystemVerilog
,
6

In reply to ramananda:

Declaring clk as a bit would have been much simpler and give you better performance.

or make a continuous assignment to a bit

bit _clk;
assign _clk = clk;
always @(negedge _clk)
   op <= ares;
2 Likes