How to bypass clock change from x to 0

SystemVerilog
,
5

Issue resolved by comparing with old value.

assign #1 clk_is_invalid = $isunknown(clk);

always @(posedge clk) begin
op <= (ares==1 && !clk_is_invalid);
end